In order to explore the feasibility of large-scale subthreshold logic circuits and to clarify the lower limit of supply voltage (V DD ) for logic circuits, the dependence of the minimum operating voltage (V DD min ) of CMOS logic gates on the number of stages, gate types and gate width is systematically measured with 90 nm CMOS ring oscillators (RO's). The measured average V DD min of inverter RO's increased from 90 mV to 343 mV when the number of RO stages increased from 11 to 1 Mega, which indicates the difficulty of V DD scaling in large-scale subthreshold logic circuits. The dependence of V DD min on the number of stages is calculated using the subthreshold current model with random threshold voltage (V T H ) variations and compared with the measured results, and the tendency of the measurement is confirmed. The effect of adaptive body bias control to compensate purely random V T H variation is also investigated. Such compensation would require impractical inverter-by-inverter adaptive body bias control.
Introduction
Very low-voltage operation of VLSI's is effective in reducing both dynamic and leakage power and the maximum energy efficiency is achieved at low V DD (e.g., 320 mV [1] ). Thus, many works have been carried out on the subthreshold operation of logic circuits [1] - [5] and SRAM's [6] , where V DD is less than V T H of transistors. However, the number of transistors in the previously reported subthreshold circuits is small (e.g. 70 k transistor logic circuits at V DD of 230 mV [1] , a 32 kbit SRAM at V DD of 160 mV [6] , and a 1000-stage inverter chain at V DD of 60 mV [4] ), and the possibility of mega-gate-scale subthreshold circuits is not clear.
V DD min is the minimum power supply voltage when the circuits operate without functional errors. RO's are useful V DD min detectors [7] , because RO's stop oscillation when the first functional error in the logic circuits arises. † † The author is with Semiconductor Technology Academic Research Center (STARC), Yokohama-shi, 220-0033 Japan.
a) E-mail: tdsh@iis.u-tokyo.ac.jp DOI: 10.1587/transele.E93.C.332 V DD min will increase, because the more gates there are, the more likely it is that the worst-case condition will occur, and thus a higher V DD will be required. However, the systematic measurements of V DD min of the subthreshold logic circuits made with scaled devices have not yet been reported. Systematically measured dependence of V DD min of CMOS logic gates on the number of stages, gate types and gate widths with 90 nm CMOS RO's are reported for the first time, in order to explore the feasibility of large-scalesubthreshold logic circuits and to clarify the lower limit of V DD for logic circuits [7] , [8] .
In Sect. 2, the design of CMOS RO's for V DD min measurement and the measured V DD min is presented. Section 3 presents the analysis of the origin of V DD min with SPICE and MATLAB to explain the measured results. Section 4 presents the fine-grain adaptive body bias control to reduce V DD min . (e.g., 70 mV) in the V DD min measurement. The amplification is performed by the output buffer where V DD and V S S of the output buffer are separated from V DD2 and V S S 2 of RO by a triple well process. V DD2 and V S S 2 are tuned manually in 1 mV steps in order to find the lowest V DD (=V DD2 − V S S 2 ) at which RO can oscillates, which means that the DC level of the output voltage of RO matches the logic threshold of the first stage of the output buffer. The tuning is necessary to achieve a precise measurement of V DD min because the wrong setting of V DD2 and V S S 2 leads to an overestimation of V DD min . Figure 3(a) shows the micrograph of a 1 Mega-stage inverter RO in 90 nm CMOS. The core area is 2.2 mm × 1.3 mm. Figure 3(b) shows the layout style of RO's. In order to remove the effect of the within-die systematic transistor variation on RO's, the interconnect length between the inverters is as short as possible and the maximum interconnect length in the 1 Mega-stage inverter RO is 3.5 μm. If the interconnection between inverters is long, both within-die systematic and random transistor variations affect the measurement results and degrade V DD min . Therefore, the interconnection is shortened to eliminate the effect of within-die systematic random variation as much as possi- ble.
Measured
RO's include three different logic gates (inverter, 2NAND and 3NAND) and two inverters with different gate widths. Standard primitive cells are used for the logic gates, and the P/N ratio was not optimized for the minimum V DD operation. The gate length is minimum in the 90 nm CMOS process. The gate widths of nMOS (W n ) and pMOS (W p ) are 0.54 μm and 0.82 μm, respectively. An inverter with this size of transistors is defined as an ×1 inverter, and an inverter with a gate width four times larger than that of the ×1 inverter is defined as an ×4 inverter. RO's were fabricated by the 1 V 90 nm CMOS process in three different lots. The first lot includes inverter RO's from 11 stage to 1 Mega stages that are used to investigate the dependence of V DD min on the number of stages. The second lot includes inverter RO's, 2NAND RO's and 3NAND RO's that are used to investigate the gate-type dependence. The third lot includes inverter RO's and ×4 inverter RO's that are used to investigate the gate-width dependence. Figure 4 shows the measured V DD dependence of the oscillation frequency of 11-stage and 1001-stage RO's for 13 dies. V DD min is defined as the supply voltage (= V DD2 − V S S 2 ) when the RO's stop oscillating and no voltage transitions from the output buffer are observed, which corresponds to functional errors in logic LSI's. It should be noted that V DD min of 11-stage RO's is lower than that of 1001-stage RO's. Figure 5 shows the measured die-to-die distribution of V DD min of inverter RO's with 11 to 1M-stages. Thirty to thirty-six dies are measured. Figure 6 shows the measured dependence of the average V DD min with a ±1σ error bar of inverter RO's on the number of stages extracted from Fig. 5 . As the number of stages is increased, the average V DD min increases, because V DD min is determined by the worst inverter(s) in each RO. For example, the average V DD min increases from 90 mV to 343 mV when the number of RO stages increases from 11 to 1 Mega. The 343 mV indicates Fig. 7 represents a measured V DD min of each chip. Each chip contains 6 RO's with 11 to 1M stages. The 6 RO's are isolated from each other, and do not share any part of the circuit. Note that no specific line is higher or lower than the others, and lines are random. Therefore, it can be concluded that there is no systematic chip-to-chip variation such that all 6 types of RO's are all high or low, but rather, the RO's vary randomly. Figure 8 shows the measured dependence of the average V DD min of the inverter, ×4 inverter, 2NAND and 3NAND RO's on the number of stages. In 2NAND, an nMOS tran- sistor connected to V S S is used for signal propagation, and the gate of the other nMOS transistor is tied to V DD . The lowest V DD min was 58 mV for the 11-stage RO's. The three lines corresponding to the inverter RO's show the measured average V DD min in three different lots. While increasing the number of stages and the number of stacked transistors increases V DD min , the wide gate width decreases V DD min .
Dependence of V DD min on Number of Stages
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Comparison of Measured and Calculated V DD min
In order to investigate the increasing average V DD min with the number of stages, the simulations of V DD min from 11-stage to 1 Mega-stage RO's are required. However, the simulations of V DD min of up to 1 Mega-stage RO's by Monte Carlo SPICE take too long and are not practical. Therefore, V DD min is calculated using the subthreshold current model with random V T H variations, and the results are compared with the measured results. Equation (1) shows the drain current model of MOSFET in the subthreshold region.
I D is the drain current, V GS is the gate-to-source voltage and V DS is the drain-to-source voltage. C 1 , C 2 and C 3 are constants. In the CMOS inverter, the input-output characteristic of the inverter is derived by equating I D of nMOS and pMOS. Figure 10 shows the inverter characteristics determined by SPICE and the calculation with Eq. (1). MAT-LAB was used for the calculation. V DD was varied from 50 mV to 0.4 V. The calculation is verified by comparison with the result of SPICE. Below V DD of 0.2 V, the calculation error is small. In contrast, above V DD of 0.3 V, the calculation error is large, because the calculation includes only the diffusion current (= subthreshold current) and neglects the drift current (= strong inversion current). Figure 11 shows the calculation steps for obtaining V DD min of n-stage RO using Eq. (1), where n is an odd number. The Monte Carlo method is adopted in this calculation. V T H in Eq. (1) is varied by the Monte Carlo method, because the transistors in the RO have random V T H variations. The probability distribution of V T H is assumed to be Gaussian. First, the probability density function (PDF) of the output (V n−1 ) of the (n − 1)-stage inverter chain with the input of 0 V is calculated by cascading the (n − 1)-stage inverters as shown in Fig. 11(b) . Although the correct V n−1 is low, Fig. 11(b) shows some incorrect high V n−1 values due to functional error. Figure 11(c) shows the probability of an error (= logic low) that occurs at V n . Figure 11(d) shows the probability of V n error derived by multiplying the value in Fig. 11(b) with that in Fig. 11(c) . Finally, Fig. 11(e) shows the probability of V n error derived by integrating the value in Fig. 11(d) . A value obtained from this integration corresponds to a point in Fig. 11 (e) at a given V DD . The curve in Fig. 11(e) is obtained by sweeping V DD , and integrating the value in Fig. 11(d) , which is drawn at each V DD . Strictly speaking, the probability of V n error in the n-stage inverter chain with the input of V DD should also be calculated and added to Fig. 11(e) . However, the inputs of 0 V or V DD are symmetrical. Therefore, V DD min is defined as V DD when the probability of V n error equals to 25%, as shown in Fig. 11(e) . Table 1 shows the 4 sets of σV T H 's of nMOS and pMOS used in the calculation. σV T H 's are originally determined from the Pelgrom plot, however, σV T H 's are varied as the fitting parameter to fit the calculated result to the measured results. Figure 12 shows the measured and calculated dependences of the average V DD min of inverter RO's on the number of stages. The measured results for ×4 inverter RO's are also plotted. The calculation shows the expected increasing gradients and offsets with increasing σV T H , which confirm the tendency of the measurement. Two conceivable reasons for the quantitative error between the measurement and MATLAB are (1) only V T H variations are considered in the calculation and no other variations are not considered; (2) The inverter characteristic error increases with increasing V DD, as shown in Fig. 10 , because the model includes only the subthreshold current and neglects the strong inversion current.
Fine-Grain Adaptive Body Bias Control to Reduce V DD min
An increasing V DD min as the number of stages increases is not acceptable. Fine-grain adaptive body bias control is effective for compensating for the intra die systematic V T H variations [9] . Its effectiveness on the intra die random V T H variations, however, is not clear. The required circuit block size for fine-grain control is also unclear. Therefore, V DD min has been extracted by Monte Carlo SPICE simulations for different grain sizes. Figure 13 shows the initial and compensated V DD min for the 11-stage RO. The body bias of pMOS is adaptively controlled to minimize V DD min and the body bias of nMOS is fixed. When a common body bias is applied to the 11 inverters ( Fig. 13(b) ), V DD min is improved from 89 mV to 87 mV, because the current drivability of nMOS and pMOS is balanced and V INV becomes equal to V DD /2. The V DD min reduction by common body bias control is also verified by the measurement results. Figure 14 shows the measured V DD min dependence on the body bias of both nMOS and pMOS for an 11-stage RO. When V T H of nMOS and that of pMOS are balanced, V DD min is low. In contrast, when they are unbalanced, V DD min is high [3] , [4] . The initial V DD min is 91 mV when both body biases are 0 V. Common body bias control enables the reduction of reducing V DD min to 87 mV, i.e. by 4 mV only. This is in agreement with the simulation results and shows that coarse-grain body bias control is not effective in significantly reducing V DD min .
When independent body bias is applied for every 2 inverters, V DD min decreases to 85 mV, as shown in Fig. 13(c) . In contrast, when inverter-by-inverter body bias is applied, V DD min is drastically reduced to 43 mV, as shown in Fig. 13(d) . Despite the significant improvement, inverterby-inverter body bias control is impractical because of the large area penalty. Therefore, when granularity is more than 2 inverters, fine-grain adaptive body bias control is not effective for compensating the intra die random V T H variations in ultra low-voltage logic circuits.
Conclusions
The minimum operation voltage (V DD min ) of 90 nm CMOS logic gates has been investigated using ring oscillators. The measured average V DD min of inverter RO's increased from 90 mV to 343 mV when the number of RO stages increased from 11 to 1 Mega, which indicates the difficulty of V DD scaling in large-scale subthreshold logic circuits. Whereas increasing the number of stages and the number of stacked transistors increases V DD min , a large gate width decreases V DD min . It should be noted that these results are only one example of the process used in this study, because these measurement results have process dependence.
The dependence of V DD min on the number of stages was calculated with the subthreshold current model with random threshold voltage variations, and the tendency revealed by the measurement was confirmed. Lowering V DD min is difficult, because the compensation of purely random V T H variations would require impractical inverter-by-inverter adaptive body bias control. 
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